

Synopsys TestMAX

Test all the Limits

Overview

Synopsys TestMAX delivers AI-driven Test as part of the Synopsys.ai hyperconvergent EDA stack that overcomes the silicon design, test, and analytics challenges of advanced technologies.

Key Segment Needs


Automotive

- High Defect Coverage
- Optimal In-system Test Time and Coverage
- Power-on/off & IST controller
- ASIL Quality Requirements



AI/Hyperscaler

- Scalable Test Architecture
- RTL-based Hierarchical Test
- High Identical Core Compression
- Physical Design Flexibility




Industry Test Challenges

- Turn-around Time
- Cost and Quality
- Scalability
- Engineering resources

5G and Consumer

- Advanced Compression
- RTL-based Hierarchical Test
- Maximize Block DFT Reuse
- Fast Runtime & Iterations



SLM & TestMAX Synergy

Synopsys SLM and TestMAX solutions encompass integrated tools, IP and methodologies to test, monitor and analyze SoCs, providing actionable insights at every phase of the system lifecycle.

Synopsys Test Family

Synopsys TestMAX products and technologies are enabled by a common Synopsys TestMAX Manager flow resulting in an industry first RTL to ATE solution. With AI enablement and the connection to synthesis for optimal design, power, performance and area, users can maximize test quality and coverage.

Product		Features	Benefits
Synopsys TestMAX Manager	Scaling and complexity	<ul style="list-style-type: none"> Comprehensive RTL editing Hierarchical pattern porting Provides a Tcl based framework 	<ul style="list-style-type: none"> Common interface for all DFT tools Shift Left enabler Full RTL flow integration support
Synopsys TestMAX Advisor	Early violation checks	<ul style="list-style-type: none"> DFT violation checking ATPG coverage estimation Test Points selection 	<ul style="list-style-type: none"> Fine-tune RTL early in the design Shorten test implementation time Minimize congestion and reduce timing impacts
Synopsys TestMAX DFT	Test cost and turnaround time	<ul style="list-style-type: none"> High test time and test data reduction Patented, powerful compression technologies RTL generation with TestMAX Manager 	<ul style="list-style-type: none"> Lowers test costs Enables high defect coverage Minimizes impact on design power, performance, and area
Synopsys TestMAX ATPG	Test quality, speed and cost	<ul style="list-style-type: none"> Automatic test pattern generation for faster runtime Reduced memory bottlenecks Consistent results across compute 	<ul style="list-style-type: none"> Generates high-coverage test patterns more quickly Lowers test time and cost Enables highly efficient utilization of hardware resources for ATPG
Synopsys TestMAX XLBIST	Functional safety	<ul style="list-style-type: none"> Supports standard and high X-tolerance architectures Supports deterministic compressed patterns Intelligent re-seeding and response analysis 	<ul style="list-style-type: none"> Addresses ISO 26262 automotive functional safety Predictably achieves target test coverage X-tolerant logic BIST eliminates designer effort
Synopsys TestMAX ALE	Test coverage shortfalls	<ul style="list-style-type: none"> Enables HSIO's with Synopsys HSAT IP for high bandwidth test Automatically packetizes and depacketizes scan data Reads in STIL from TestMAX ATPG and generates fail logs 	<ul style="list-style-type: none"> Minimal pin count interface that accommodates most designs Easily adapts to support different high-speed input-output interfaces (HSIO) Simplifies ATE pin electronics for reduced tester costs
Synopsys TestMAX Vtran	Vector translation	<ul style="list-style-type: none"> Translates ATPG patterns into various ATE formats Supports WGL and IEEE 1450 (STIL) conversion Creates testbenches for Verilog simulation-based verification 	<ul style="list-style-type: none"> Streamlines production test flow Reduces turn-around-time by creating validation testbenches Reduces engineering debug time
Synopsys TestMAX Diagnosis	Defect analysis and time to results	<ul style="list-style-type: none"> Quickly finds silicon defect candidates for failure analysis Supports CAFM (cell-aware) High throughput with parallel diagnostics of multiple fail logs 	<ul style="list-style-type: none"> Isolation of systemic defects with volume diagnostics supported by Yield Explorer Detects FEOL and BEOL defectivity problems Low TCO diagnosis solution
Synopsys SMS IP	Memory complexity	<ul style="list-style-type: none"> Supports Synopsys and 3rd party SRAM/RF/ROM and even CAM, eMRAM and DRAM High-Performance Core Support FinFET specific memory test Algorithm programmability 	<ul style="list-style-type: none"> Complete test, repair, debug and diagnostics Integrated Test and Repair with Synopsys Embedded Memories High test coverage minimizing DPPM
Synopsys SHS IP	Multi-die complexity and IP integration	<ul style="list-style-type: none"> Automated hierarchical test Automated test integration of all IP/Cores on SoC Pre-validated ready ATE patterns with pattern porting 	<ul style="list-style-type: none"> Accelerate SoC testing Increase design and DfX productivity Optimize test time and power
Synopsys TSO.ai	Set up time, scalability & expertise	<ul style="list-style-type: none"> Industry-first Test-AI technology Scales to available compute Cold / warm start 	<ul style="list-style-type: none"> Automatically minimizes pattern count for target test coverage Eliminates random, time-consuming ATPG user-iterations Removes dependency on tool expertise for optimal ATPG configuration

Support and Services

Synopsys offers expert global support and complete services for all Synopsys TestMAX products and features including Multi-die/ IEEE 1838, ISO 26262 compliance and SMS/SHS customizations.